INTRODUCTION
The quantification of switching energy loss (ESW) for highvoltage power transistors (~600V) operating under Zero Voltage Switching (ZVS) in LLC resonant converters has drastically changed during the last decade. Despite some initial works neglected ESW [1, 2] , more up-to-date investigations point out to an increasing ESW predominance in modern soft-switching converters [3, 4] . From a modelling perspective, many efforts have been done to include nonlinear capacitance effects [5, 6] and non-ZVS operation [7] in SPICE models. However, none of these models include the most recent discoveries in output capacitance (COSS) hysteresis for Silicon SuperJunction (SJ) MOSFETs [8] [9] [10] [11] .
The energy loss related to COSS hysteresis (Ei) remains a second-order effect under hard-switching conditions [12] . Notwithstanding, it becomes crucial when operating under soft-switching conditions, especially in medium and light loads. A physical relationship between unexpected ZVS power loss and anomalous COSS hysteresis was first established in [13] for SJ MOSFETs. The experimental observations published in [8] were qualitatively reproduced in [13] , elucidating the existence of Ei during COSS charge and discharge. As illustrated in Fig. 1 , Ei is inherent to the SJ MOSFET architecture where, for small VDS, COSS is perpendicular to the Source and Drain electrodes. Subsequently, the flow of electrons (e -) and holes (h + ), parallel to the capacitance, sometimes originates stranded charges between the vertical N and P pillars that must be removed through a highly resistive path (depleted P and N regions).
The degree of severity varies from device to device in function of geometrical and technological features. Furthermore, no information on this effect is provided in datasheets, application notes and SPICE models. In fact, COSS provided by device vendors is typically extracted by smallsignal techniques when only large-signal analysis captures COSS hysteresis. In this sense, recent works underline the need for new Figures-of-Merit and characterization techniques considering Ei [10, [14] [15] [16] [17] . Nonetheless, available SPICE models do not yet include Ei and substantial ESW inaccuracies are encountered in system efficiency predictions. In order to improve the accuracy of power loss calculation, this work proposes and validates two different models for an existing LLC resonant converter. Firstly, Section II focuses on a high-precision model implemented by means Technology Computer-Aided Design (TCAD) physics-based simulations. Moreover, Section II analyzes ESW in ZVS and non-ZVS conditions for three SJ MOSFET generations and GaN transistors. Afterwards, Section III proposes, for the first time, a SPICE-based model accounting for Ei and COSS hysteresis.
II. MIXED-MODE SIMULATIONS: PHYSICS-BASED MODEL
In the context of this work, Mixed-Mode (MM) simulation refers to the combined use of a SPICE circuit replacing some of their elements by finite-element structures (otherwise called TCAD structures). Hence, commercial simulation software [18] consistently solves circuit and physical equations (Poisson, e -and h + current continuity) by iterative methods, matching boundary conditions in structure electrodes with circuit nodes. As shown in Fig. 2 , two power switches in the primary side of a Half-Bridge (HB) LLC resonant converter have been modeled by TCAD structures. For the sake of simplicity, the secondary side and the transformer (limited by dotted lines) are replaced by equivalent RAC, LM and CSTRAY. Since, MM simulations require large computational time, they are normally limited to a few cycles of operation. For this reason a dynamic simulation in continuous operation normally starts from a given stationary point. 
A. Experimental Calibration
The calibration process of MM simulations is done through a reference system constituted by own SJ MOSFET samples and a commercial evaluation board. On the one hand, the TCAD structure corresponding to a given SJ MOSFET (property of ON Semiconductor) has been generated by process simulation. Therefore, details in doping profiles for P and N pillars are within the TCAD model to perfectly match CRSS, COSS and CISS parasitic capacitances. On the other hand, a fully documented evaluation board with a HB LLC resonant converter has been selected due to its versatility and current sensing capabilities [19] . The main characteristics of the LLC converter are a maximum output power of 600W (VIN_DC = 400V, VO_DC = 12V), a resonant frequency (fres) of 157 kHz and an analog control with a fixed deadtime of 300 ns (tD). The resonant tank is designed with CR, LR and LM of 66nF, 15.5uH and 195uH, respectively. The SJ MOSFET electrical requirements related to resonant tank and tD are fulfilled to ensure ZVS inductive mode in the entire load range. An initial RAC is guessed by First Harmonic Approximation (FHA) theory. Afterwards, the theoretical RAC needs a refinement to match the measured waveforms. Another relevant fitting parameter accounting for the transformer parasitic capacitance is CSTRAY. A proper calibration of CSTRAY is achieved by the measured slope of the switching node voltage (VSW). A correction on the simulated frequency needs to be introduced to counteract the IL distortion originated by the secondary side before switching. The accuracy of this calibration is exhibited in Figs. 3a and 3b for turn-on and turn-off transients. The match between simulation (dashed lines) and experiment (solid lines) shows a less than 15% error in ESW. Even more, some details of the waveforms that were never reproduced by SPICE models are now present. An example is the VSW ramp asymmetry (corner sharpness at bottom and top in Fig. 3a and 3b) , thus pinpointing an uneven charge and discharge of COSS in both HS-FET and LS-FET. In the following sections, VDS_LS ~ VSW and VDS_HS ~ VIN_DC -VSW are usual approximations.
A physical inspection of e -and h + currents reveals that the IS contribution of the channel current (ICH) is negligible during COSS charge/discharge. This fact confirms that COSS discharge through the channel does not occur when turning-off the power transistor, thus obeying to a Zero Current Switching (ZCS) scenario. Note that ICH ~ 0 cannot be inferred from current sensed at drain or source. As a result of the combined ZCS turn-off and ZVS turn-on, ESW is purely related to the COSS charge/discharge (ESW ~ Ei). In the next section, other scenarios are presented where Non-ZVS will determine ESW > Ei. Fig. 5a .
B. Analysis of ZVS and Non-ZVS Operation
A more generic SJ MOSFET TCAD structure is evaluated by using calibrated MM simulations. This structure is parametrized in terms of P and N pillar width and doping concentration. Three substructures labelled as Gen1, 2 and 3 ( Fig. 4a) are generated by varying the pillar widths with constant total charge density (~ 1×10 ) and their area is scaled to 150 mΩ on-state resistance (RON). The goal is to emulate three generations that are representative of the SJ MOSFET evolution during the last 15 years. The RON per unit area is 35, 24 and 10 mΩ×mm Among other electrical parameters, the three substructures correctly reproduce the transformation of COSS and QOSS vs. VDS with the maturation of the SJ MOSFET technologies [20] . As shown in Fig. 4a and 4b , the newest generations sharply increase QOSS with a relatively small VDS. This is a direct consequence of the more abrupt PN vertical junction for small pitch and high-density current transistors.
In order to investigate the impact of ZVS and Non-ZVS on different energy losses, SJ MOSFET Gen3 has been simulated for different tD and operating frequency (fSW) below the resonant one (fres > fSW >>1/tD). A U-shape dependence of ESW vs tD is evidenced in Fig. 5a with five different regimes:
(1) tD < tD1 where tD1 = 2×QGS/IG and cross conduction produces large ESW (ESW >> Ei). (4) tD2 < tD < tD3 where tD3 = tD2 + θ/ωR where θ and ωR are a load angle and LC angular frequency described in [21] . In this regime a perfect ZVS is achieved with ESW = Ei.
(5) tD3 < tD. When tD is too large a recharge effect of COSS occurs with subsequent Non-ZVS and additional energy loss (ESW = Ei + ENON-ZVS).
VGS, VDS and ID waveforms corresponding to each one of these five regimes are provided in Figs. 5 and 6 for LS and HS-FETs. For very short tD, the crossing between VGS waveforms (Fig. 5a ) evidences the shoot-through predominance in regime (1) . A sudden VDS rise/fall in LS/HS and the existence of VGS Miller plateau are Non-ZVS indicators (Figs. 5c and 6a) . However, Non-ZVS in SJ MOSFETs is likely to occur in the high COSS region, where VDS is relatively low (< 50V). As a result, in spite of showing Non-ZVS, regime (3) has identical ESW compared regime (4) with ZVS (Fig. 6b) . For very large tD, the partial VDS rise/fall in HS/LS (Fig. 6c) shows that COSS starts being discharged/charged in LS/HS. It is worth to remark that, differently from ESW, the driving energy loss (EDR) is practically independent of tD (less than 15% shift) [7] . 
C. Prospective Analysis in Si and GaN power transistors
The analysis in Subsection II.B for SJ MOSFETs Gen3 is now extended to Gen1 and 2. Regarding the dependency of ESW with tD, common trends at short and large tD are observed from Fig. 7a . In spite of this, Gen 1 and 2 show a more gradual increase of Non-ZVS loss in agreement with a smother COSS vs. VDS non-linearity. Fig. 7b displays the energy loss contributions for the optimum tD in Fig. 7a (tD_OPT). As long as SJ MOSFETs evolve to newer generations, EDR and ESW show opposite trends: EDR decreases and ESW increases. As a matter of fact, a substantial gate charge reduction (QG) causes an EDR drop whereas Ei is boosted by narrower P and N pillars. The signature of COSS hysteresis is manifested in Fig. 8 by VSW waveforms. Indeed, Gen3 shows a corner of almost 90° at the top in contrast with a smother corner at the bottom. For Gen1 and 2 the corners feature higher symmetry. Hence, the total energy losses are eventually reduced in advanced Gen3, however, Ei remains a major obstacle for further improvement. In this scenario, GaN transistors are promising candidates for the next evolutionary step. Not only to break the well-known QOSS and QGS Silicon limits but to mitigate Ei as well. More specifically, E-Mode GaN transistors enable a breakthrough of 10x reduction in QOSS and QGS with respect to SJ MOSFET Gen3 when scaling to the same RON = 150 mΩ. A possible optimization in the resonant tank for lower QOSS is not contemplated in this work. The ESW benefits when using E-Mode GaN are not observed for tD > 250 ns due to the relevance of the third quadrant loss (parasitic diode loss EDIO). It is noteworthy that SJ MOSFETs and GaN transistors are driven between [+12V,0V] and [+6V,-3V], respectively. Differently, ESW is drastically reduced for tD < 250 ns in GaN with a 5x total energy loss at tD = 50 ns (Fig.  7b) . This achievement is partially due to the residual Ei in EMode GaN transistors that becomes only noticeable when charging and discharging COSS at very-high-frequency (> 10MHz) [16] .
III. SPICE SIMULATIONS: BEHAVIORAL MODEL
Using the scheme proposed in Fig. 2b and replacing the SJ MOSFETs TCAD models by SPICE models, a simulation is carried out. In this simulation, the proposed SJ MOSFETs SPICE models are developed using different values of output capacitance when it is charged or discharged. The model includes both COSS non-linearity and hysteresis. COSS_UP (VDS) and COSS_DOWN (VDS), described in Fig. 1d , are used when the output capacitance is charged (turn-off of the MOSFET) and discharged (turn-on of the MOSFET), respectively. When VSW ramps up (i.e. turn-off of LS-FET and turn-on of HS-FET) COSS_UP (VDS) is applied to LS-FET and COSS_DOWN (VDS) is applied to HS-FET. Conversely, when VSW ramps down (i.e. turn-on of LS-FET and turn-off of HS-FET) COSS_DOWN (VDS) is applied to LS-FET and COSS_UP (VDS) is applied to HS-FET. Hence, Ceq1,2 are derived from these capacitive combinations during VSW ramp up and down, respectively, as schematically represented in Figs. 9b and 9c . A similar strategy, named "dual capacitor model", has been used in previous literature to create SPICE models for ferroelectric capacitors [22] . Since Ceq1,2 are asymmetric, an energy Ei is associated to VSW ramp up and down for every cycle of the system. This energy is merely calculated from: being:
Fig. 10 compares measured VSW waveform, manufacturer's SPICE model and proposed SPICE model. The new model captures the corner asymmetry when VSW ramps up and down during LS-FET turn-off and turn-on transitions, thus being consistent with the Ei existence and also having an influence in the quantification of Non-ZVS energy loss.
IV. CONCLUSIONS
Switching losses in high-voltage power switches during ZVS operation mode are assessed in this work by means of two different modelling strategies based on finite-element and SPICE simulations. In both cases, COSS hysteresis and intrinsic energy loss are included and their relevance is validated by means of measurements in an LLC resonant converter. After studying by simulation three SJ MOSFET generations, it is inferred that, adding to the well-known QOSS and QGS limitations, Ei becomes crucial and new modelling strategies urge in advanced Si technologies. 
